Views:75
Applicants:0
Posted on 1 Jul, 2025
Design and implement DFT architecture for high-performance switch SoCs.
Develop and integrate SCAN, ATPG, JTAG, and MBIST strategies across IP and SoC levels.
Perform gate-level simulations and manage DFT verification and validation (pre- and post-silicon).
Drive improvements in DFT methodology and coverage metrics.